

**Nikolaos K. Kavvadias**  
**Independent Consultant – Research Scientist – Ph.D., M.Sc., B.Sc.**

**Personal information**

|               |   |
|---------------|---|
| Date of birth | April 29, 1977  |
| Address       | Kornarou 12 Rd., 35100 Nea Ampliani, Lamia, Greece  |
| Telephone     | +30-22310-43765 (land.), +30-6972-673106 (mob.)   |
| E-mail        | <a href="mailto:nikos@nkavvadias.com">nikos@nkavvadias.com</a> , <a href="mailto:nikolaos.kavvadias@gmail.com">nikolaos.kavvadias@gmail.com</a> |
| Websites      | <a href="http://www.nkavvadias.com">http://www.nkavvadias.com</a> , <a href="http://github.com/nkkav/">http://github.com/nkkav/</a>             |
| Skype         | nikolaos.kavvadias  |
| Twitter       | nkkav   |
| LinkedIn      | <a href="https://www.linkedin.com/profile/view?id=55761332">https://www.linkedin.com/profile/view?id=55761332</a>                               |

**Current occupation and work experience**

|                    |  |
|--------------------|--|
| <b>01/14-today</b> | Independent consultant (EDA tools, compilers, system/processor IP, ASIC/FPGA).   |
| <b>09/11-12/13</b> | Researcher for FP7-STREP <b>ALMA</b> . Developed <b>aprof</b> , a performance estimation tool and <b>hlo</b> , a high-level optimizer for Scilab and C.  |
| <b>01/10-12/12</b> | Researcher for FP7-IST <b>ENOSYS</b> . Developed <b>txlcopt</b> , a source-to-source transformation tool for arithmetic and loop optimizations for ANSI C.   |
| <b>09/08-06/12</b> | Adjunct lecturer at the Dept. of Informatics and Telecommunications of the Univ. of Peloponnese. Courses taught: VHDL, Verilog HDL, Digital Circuit Design, Computer Architecture, Compilers. Supervision of students' theses. |
| <b>01/05-12/07</b> | Successful grant application for the “Development of a methodology for the design of optimal application-specific processors” funded by the Greek Secretariat of R&T.  |
| <b>09/01-02/03</b> | Researcher for: “ <b>EASY</b> : Energy-Aware System-on-Chip design of the HIPERLAN/2 standard” (IST-2000-30093) funded by the EU. Co-developed an instruction-level energy consumption model for embedded RISC processors.     |
| <b>08/00-07/01</b> | “Memory management methodology for real-time and low-power embedded multimedia systems” funded by the GSRT. Explored low-power bus encoding schemes and data memory organizations for signal processing algorithms.            |

**Studies**

|                    |  |
|--------------------|--|
| <b>03/03-05/08</b> | Ph.D. from the Physics Dept. of the Aristotle University of Thessaloniki (AUTH), Greece, on “Development of an application-specific processor design methodology”. |
| <b>1999-2002</b>   | M.Sc. on Electronic Physics from AUTH, Greece. Grade: <b>9.41/10</b>   |
| <b>1995-1999</b>   | B.Sc. on Physics from AUTH, Greece. Grade: <b>8.22/10</b>  |

**Background knowledge**

|                               |   |
|-------------------------------|---|
| <b>Prog./design languages</b> | C (excellent), C++, Pascal, Tcl/Tk, TXL, HTML, XML, MATLAB, Processing.   |
| <b>Tools/OSes</b>             | Verilog HDL (15 years), VHDL (14 years), SystemC, ArchC, assembly (incl. ARM, MIPS)   |
| <b>Dev. boards</b>            | Xilinx ISE/Vivado, Modelsim, Mentor LeonardoSpectrum, Synopsys VCS/DVE, GHDL, Icarus Verilog, GCC, LLVM, lex, yacc, awk, bash, MachSUIF, binutils, newlib, Graphviz, Boost, SALTO, SPICE, MS Office/Visio, LaTeX, Linux, Windows 95/98/ME/XP/7. |
| <b>Dev. boards</b>            | Spartan-3/3E/3AN Starter Kits, Nios-II DK, ARM Evaluator/Integrator, Parallela.   |

**General information**

|                                |  |
|--------------------------------|--|
| <b>R&amp;D interests</b>       | High-level synthesis, ASIPs, low-power embedded processor design, compilers.   |
| <b>Research outcomes</b>       | <b>HercuLeS</b> HLS environment, Zero-Overhead Loop Controller ( <b>ZOLC</b> ) architecture, the <b>ByoRISC</b> ASIP, <b>YARDstick</b> custom instruction generator.       |
| <b>Products and prototypes</b> | HercuLeS, multi-port register file generator, code optimizers, hardware IPs (FFT, 2D cellular automata, loop controllers, motion estimators, biomedical signal processor). |
| <b>Publications</b>            | 9 journal and 26 conference publications, 1 book chapter. 103 citations to his work.   |